Rebel_ESP_HW/RESP.pro

42 lines
782 B
Prolog
Raw Permalink Normal View History

2018-08-26 16:13:31 +02:00
update=Ne 26. srpen 2018, 15:52:01 CEST
version=1
last_client=kicad
[cvpcb]
version=1
NetIExt=net
[general]
version=1
[pcbnew]
version=1
PageLayoutDescrFile=S:/Copy/A-KiCAD/Template/BLANK_A4_margin_0_0_0_0.kicad_wks
LastNetListRead=ETH_CMT4.net
UseCmpFile=0
PadDrill=0
PadDrillOvalY=0
PadSizeH=1
PadSizeV=1
PcbTextSizeV=1.5
PcbTextSizeH=1.5
PcbTextThickness=0.3
ModuleTextSizeV=1
ModuleTextSizeH=1
ModuleTextSizeThickness=0.15
SolderMaskClearance=0.05
SolderMaskMinWidth=0.05
DrawSegmentWidth=0.05
BoardOutlineThickness=0.09999999999999999
ModuleOutlineThickness=0.15
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceForceRefPrefix=0
SpiceUseNetNumbers=0
LabSize=50
[eeschema]
version=1
LibDir=